



**FIG. 1****FIG. 2**

[illegible]

The schematic diagram shows a differential amplifier circuit. It features two input nodes, 5 and 7, and two output nodes, 8 and 4. A third output node, 6, is shown as a vertical line on the right. The circuit includes a differential pair of transistors (3) with their sources connected to a common source node. This node is connected to ground (9) and to a resistor (1). A second differential pair of transistors (2) is connected to the common source node and to output node 4. The circuit is powered by a supply voltage (8) and a ground connection (9).

FIG. 5







FIG. 8





**FIG. 9****FIG. 10**

FIG. 11




FIG. 12







FIG. 13



[illegible]

FIG. 15




FIG. 16





FIG. 17



The diagram illustrates a semiconductor device 30. On the left, a vertical block labeled 40 represents the GATE DRIVE DEVICE. To its right is a grid of TFTs (TFT1, TFT2, TFT3, TFT4) and capacitors (C1, C2). The grid is connected to a horizontal line labeled R. The TFTs are connected to a vertical line labeled Sig. The capacitors are connected to a horizontal line labeled Vg. The grid is also connected to a horizontal line labeled P. The READ DEVICE is located at the bottom, connected to the grid. The peripheral circuit 70, including MEMORY 70, A/D 60, and buffer 50, is connected to the grid. The device is labeled 30.

FIG. 19

